

Is Now Part of



# **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

74VHC161284 IEEE 1284 Transceiver

# **FAIRCHILD**

# 74VHC161284 IEEE 1284 Transceiver

### **General Description**

The VHC161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA). The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V<sub>CC</sub> supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard LOW-drive CMOS outputs. The DIR input controls data flow on the  $A_1$ - $A_8/B_1$ - $B_8$  transceiver pins.


### Features

- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Replaces the function of two (2) 74ACT1284 devices
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the Peripheral and Host

## **Ordering Code:**

Ordering Number	Package Number	Package Description					
74VHC161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide					
74VHC161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



#### **Pin Descriptions Truth Table** Inputs Pin Names Description Outputs HD DIR HIGH Drive Enable Input (Active HIGH) HD DIR **Direction Control Input** B<sub>1</sub>–B<sub>8</sub> Data to A<sub>1</sub>–A<sub>8</sub>, and L L A<sub>1</sub>-A<sub>8</sub> Inputs or Outputs $A_9 - A_{13}$ Data to $Y_9 - Y_{13}$ (Note 1) B<sub>1</sub>–B<sub>8</sub> Inputs or Outputs C<sub>14</sub>-C<sub>17</sub> Data to A<sub>14</sub>-A<sub>17</sub> A<sub>9</sub>-A<sub>13</sub> Inputs PLH Open Drain Mode Y<sub>9</sub>-Y<sub>13</sub> Outputs L Н B<sub>1</sub>–B<sub>8</sub> Data to A<sub>1</sub>–A<sub>8</sub>, and Outputs A<sub>9</sub>-A<sub>13</sub> Data to Y<sub>9</sub>-Y<sub>13</sub> A<sub>14</sub>-A<sub>17</sub> C<sub>14</sub>–C<sub>17</sub> Inputs C<sub>14</sub>-C<sub>17</sub> Data to A<sub>14</sub>-A<sub>17</sub> Peripheral Logic HIGH Input PLH<sub>IN</sub> Н L A1-A8 Data to B1-B8 (Note 2) Peripheral Logic HIGH Output PLH $A_9 - A_{13}$ Data to $Y_9 - Y_{13}$ (Note 1) HLHIN C<sub>14</sub>-C<sub>17</sub> Data to A<sub>14</sub>-A<sub>17</sub> Host Logic HIGH Input HLH Host Logic HIGH Output PLH Open Drain Mode A<sub>1</sub>-A<sub>8</sub> Data to B<sub>1</sub>-B<sub>8</sub> Н Н $A_9 - A_{13}$ Data to $Y_9 - Y_{13}$ C<sub>14</sub>-C<sub>17</sub> Data to A<sub>14</sub>-A<sub>17</sub> Note 1: Y<sub>9</sub>-Y<sub>13</sub> Open Drain Outputs Note 2: B1-B8 Open Drain Outputs Logic Diagram -A8 $A_{9} - A_{13}$ $A_{14} - A_{17}$ PLHin HLH Α1 DI B<sub>1</sub> - B<sub>8</sub> Y<sub>9</sub>-Y<sub>13</sub> $C_{14} - C_{17}$ PLH HLHin 1-of-5 1-of-4 1-of-8

## Absolute Maximum Ratings(Note 3)

### **Recommended Operating** Conditions

	_	Conditions	_	
Supply Voltage		Conditions		
V <sub>CC</sub>	-0.5V to + 7.0V	Supply Voltage		
Input Voltage (VI) (Note 4)		V <sub>CC</sub>	4.5V to 5.5V	
A <sub>1</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , DIR, HD	–0.5V to $V_{CC}$ + 0.5V	DC Input Voltage (VI)	0V to V <sub>CC</sub>	
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-0.5V to + 5.5V (DC)	Open Drain Voltage (V <sub>O</sub> )	0V to 5.5V	
Β <sub>1</sub> –Β <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	<ul><li>–2.0V to + 7.0V *</li><li>*40 ns Transient</li></ul>	Operating Temperature (T <sub>A</sub> )	-40°C to + 85°C	
Output Voltage (V <sub>O</sub> )				
A <sub>1</sub> –A <sub>8</sub> , A <sub>14</sub> –A <sub>17</sub> , HLH	-0.5V to V <sub>CC</sub> + 0.5V			
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-0.5V to + 5.5V (DC)			
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-2.0V to + 7.0V*			
	*40 ns Transient			
DC Output Current (I <sub>O</sub> )				
A <sub>1</sub> –A <sub>8</sub> , HLH	±25 mA			
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	±50 mA			
PLH (Output LOW)	84 mA			
PLH (Output HIGH)	–50 mA			
Input Diode Current (I <sub>IK</sub> ) (Note 4)				
DIR, HD, A <sub>9</sub> –A <sub>13</sub> ,				
PLH, HLH, C <sub>14</sub> –C <sub>17</sub>	–20 mA			
Output Diode Current (I <sub>OK</sub> )				
A <sub>1</sub> –A <sub>8</sub> , A <sub>14</sub> –A <sub>17</sub> , HLH	±50 mA			
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	–50 mA	Note 3: Absolute Maximum continuos rating		
DC Continuous $V_{CC}$ or		which damage to the device may occur. Exposure to these indicated ma adversely affect device reliability. Functional operation under absolute ma		
Ground Current	±200 mA	imum rated conditions is not implied.		
Storage Temperature	–65°C to + 150°C	Note 4: Either voltage limit or current limit is su	ufficient to protect inputs.	
ESD (HBM) Last Passing				
Voltage	2000V			

# 74VHC161284

0V to  $V_{\mbox{\scriptsize CC}}$ 0V to 5.5V -40°C to + 85°C

# **DC Electrical Characteristics**

Symbol	Parameter		v <sub>cc</sub>	$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to }+85^{\circ}\textbf{C}$	Units	Conditions
			(V)	Guaranteed Limits		
V <sub>IK</sub>	Input Clamp Diode Voltage		3.0	-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Minimum HIGH Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.7 V <sub>CC</sub>		
		B <sub>n</sub>	4.5 - 5.5	2.0	v	
		C <sub>n</sub>	4.5 - 5.5	2.3	v	
		HLH <sub>IN</sub>	4.5 – 5.5	2.6		
V <sub>IL</sub>	Maximum LOW Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.3 V <sub>CC</sub>		
		B <sub>n</sub>	4.5 - 5.5	0.8	v	
		C <sub>n</sub>	4.5 – 5.5	0.8	v	
		HLH <sub>IN</sub>	4.5 - 5.5	1.6		
ΔVT	Minimum Input Hysteresis	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.4		$V_{T}^{+} - V_{T}^{-}$
		B <sub>n</sub>	4.5 – 5.5	0.4	V	$V_{T}^{+} - V_{T}^{-}$
		C <sub>n</sub>	5.0	0.8		$V_{T}^{+} - V_{T}^{-}$
		HLH <sub>IN</sub>	5.0	0.3		$V_{T}^{+} - V_{T}^{-}$
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	A <sub>n</sub> , HLH	4.5	4.4		$I_{OH} = -50 \ \mu A$
			4.5	3.8	v	I <sub>OH</sub> = -8 mA
		B <sub>n</sub> , Y <sub>n</sub>	4.5	3.73	v	I <sub>OH</sub> = -14 mA
		PLH	4.5	4.45		I <sub>OH</sub> = -500 μA

74VHC161284

## DC Electrical Characteristics (Continued)

Symbol	Parameter		Vcc	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Oymbol	Falanciel			Guaranteed Limits	Onita	Conditions
V <sub>OL</sub>	Maximum LOW Level Output Voltage	A <sub>n</sub> , HLH	4.5	0.1		$I_{OL} = 50 \ \mu A$
			4.5	0.44	v	I <sub>OL</sub> = 8 mA
		B <sub>n</sub> , Y <sub>n</sub>	4.5	0.77	v	I <sub>OL</sub> = 14 mA
		PLH	4.5	0.7		$I_{OL} = 84 \text{ mA}$
RD	Maximum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	55	Ω	(Note 5)(Note 6)
	Minimum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	35	Ω	(Note 5)(Note 6)
RP	Maximum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1650	Ω	
	Minimum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1150	Ω	
I <sub>IH</sub>	Maximum Input Current in HIGH State	$A_9$ – $A_{13}$ , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	1.0	μA	$V_I = 5.5V$
		C <sub>14</sub> -C <sub>17</sub>	5.5	100	μΛ	$V_I = 5.5V$
I <sub>IL</sub>	Maximum Input Current in LOW State	A <sub>9</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	-1.0	μA	$V_I = 0.0V$
		C <sub>14</sub> -C <sub>17</sub>	5.5	-5.0	mA	$V_{I} = 0.0V$
I <sub>OZH</sub>	Maximum Output Disable Current	A <sub>1</sub> —A <sub>8</sub>	5.5	20	μA	$V_O = 5.5V$
	(HIGH)	B <sub>1</sub> -B <sub>8</sub>	5.5	100	μΛ	$V_O = 5.5V$
I <sub>OZL</sub>	Maximum Output Disable Current	A <sub>1</sub> —A <sub>8</sub>	5.5	-20	μA	$V_{O} = 0.0V$
	(LOW)	B <sub>1</sub> -B <sub>8</sub>	5.5	-5.0	mA	
I <sub>OFF</sub>	Power Down Output Leakage	B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	0.0	100	μA	$V_{O} = 5.5V$
I <sub>OFF</sub>	Power Down Input Leakage	C <sub>14</sub> -C <sub>17</sub> , HLH <sub>IN</sub>	0.0	100	μA	$V_I = 5.5V$
I <sub>OFF</sub> – I <sub>CC</sub>	Power Down Leakage to V <sub>CC</sub>		0.0	250	μA	(Note 7)
Icc	Maximum Supply Current		5.5	70	mA	$V_{I} = V_{CC}$ or GNE

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: This parameter is guaranteed but not tested, characterized only.

Note 7: Power-down leakage to  $V_{CC}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub> to 5.5V and measuring the resulting I<sub>CC</sub>.

			C to +85°C		Figure
Symbol	Parameter	V <sub>CC</sub> = 4.	$V_{CC}=4.5V-5.5V$		
		Min	Max		
t <sub>PHL</sub>	$A_1 - A_8$ to $B_1 - B_8$	2.0	30.0	ns	Figure 1
PLH	$A_1 - A_8$ to $B_1 - B_8$	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	$B_1 - B_8$ to $A_1 - A_8$	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	$B_1 - B_8$ to $A_1 - A_8$	2.0	30.0	ns	Figure 3
t <sub>PHL</sub>	$A_9 - A_{13}$ to $Y_9 - Y_{13}$	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	$C_{14}-C_{17}$ to $A_{14}-A_{17}$	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	$C_{14}-C_{17}$ to $A_{14}-A_{17}$	2.0	30.0	ns	Figure 3
t <sub>SKEW</sub>	LH-LH or HL-HL		6.0	ns	(Note 9)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
PHZ	Output Disable Time	2.0	18.0	ns	Figure 7
PLZ	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	18.0	115	r igute /
t <sub>PZH</sub>	Output Enable Time	2.0	25.0	ns Figu	Figure 8
t <sub>PZL</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	25.0	115	r igule o
t <sub>PHZ</sub>	Output Disable Time	2.0	25.0	ns	Figure 9
t <sub>PLZ</sub>	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	25.0	115	r igule 5
t <sub>pEN</sub>	Output Enable Time	2.0	28.0	ns	Figure 2
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	28.0	115	Figure 2
t <sub>pDis</sub>	Output Disable Time	2.0	28.0	ns	Figure 2
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	28.0	115	Figure 2
t <sub>pEn</sub> —t <sub>pDis</sub>	Output Enable-Output Disable		20.0	ns	
t <sub>SLEW</sub>	Output Slew Rate				
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	1//22	Figure 5
t <sub>PHL</sub>		0.05	0.40	V/ns	Figure 4
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120	20	Figure 6
	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> (Note 8)		120	ns	(Note 10)

### Note 8: Open Drain

Note 9: t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type.

(i)  $\mathsf{A}_1\text{--}\mathsf{A}_8$  to  $\mathsf{B}_1\text{--}\mathsf{B}_8,\,\mathsf{A}_9\text{--}\mathsf{Y}_{13}$  to  $\mathsf{Y}_9\text{--}\mathsf{Y}_{13}$ 

(ii)  $B_1 - B_8$  to  $A_1 - A_8$ 

(iii)  $C_{14}$ - $C_{17}$  to  $A_{14}$ - $A_{17}$ 

Note 10: This parameter is guaranteed but not tested, characterized only.


## Capacitance (Note 11)


Symbol Parameter		Тур	Units	Conditions
CIN	Input Capacitance	5	pF	$V_{CC} = 0.0V$ (HD, DIR, $A_9$ — $A_{13}$ , $C_{14}$ — $C_{17}$ , PLH <sub>IN</sub> and HLH <sub>IN</sub> )
C <sub>I/O</sub>	I/O Pin Capacitance	12	pF	V <sub>CC</sub> = 3.3V


Note 11: Capacitance is measured at frequency = 1 MHz.





### AC Loading and Waveforms Pulse Generator for all pulses: Rate $\leq$ 1.0 MHz; Z<sub>O</sub> $\leq$ 50Ω; t<sub>f</sub> $\leq$ 2.5 ns, t<sub>r</sub> $\leq$ 2.5 ns. V<sub>CC</sub> Data V<sub>CC</sub> in ′cc /2 (A<sub>n</sub>, PLHin) ٥٧ t<sub>PHL</sub> → **≶** 500Ω юн 50 pF Data out -1.4V Output $(B_n, Y_n, and PLH)$ t<sub>PHL</sub> VOL $V_{MI} = 50\% V_{CC}$ - V<sub>CC</sub> Output Data <sup>t</sup>PLH /<sub>CC</sub>/2 **\$**500Ω in 50 pF 0٧ <sup>t</sup>PLH -v<sub>он</sub> Data out ΟL FIGURE 1. Part A to B and A to Y Propagation Delay Load and Waveforms --v<sub>cc</sub> Data $\rm V_{\rm CC}$ Data CC/2 in ′cc <sup>/2</sup> (HD) in 0٧ (HD) 0V <sup>t</sup>penable <sup>t</sup>pdisable Data out (B<sub>n</sub>,Y<sub>n</sub>) /cc /2 Data out (B<sub>n</sub>,Y<sub>n</sub>) V<sub>ОН</sub> - 0.3V V<sub>ОН</sub> FIGURE 2. Port A to B and a to Y Output Waveforms - V<sub>CC</sub> Output Data in 500Ω ٥v 50 pF t<sub>PHL</sub> - V<sub>OUT</sub> t<sub>PLH</sub> Data out ′cc /2 V<sub>CC</sub> /2 FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms











ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

74VHC161284MTDX 74VHC161284MEA 74VHC161284MEAX